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Abstract — Recent and encouraging developments in Schot-
tky and MOS gated Si/SiGe field effect transistors are sur-
veyed. Circuit applications are now beginning to be investi-
gated. The authors discuss some of this work and consider
future prospects for the role of SiGe field effect devices in
mobile communications.
Keywords — SiGe, FETs, epitaxy, circuits.
1. Introduction
SiGe heterostructures are now firmly established in bipolar
technologies, with a current market value of £30M per
annum rising to £1.83B by 2005, driven by the wireless
and optical communications sector [1]. SiGe also offers
the exciting prospect of similar or even bigger commercial
benefits in Si field effect transistors. The reasons for this
optimism are based on the substantial gains in room temper-
ature effective mobilities, shown in Figs. 1, 2 and 3, which
accrue from strain-induced band structure modifications
[2–4] in silicon, SiGe alloy and germanium epilayers. In
this article, we examine the resulting performance gains in
a number of devices based on these heterostructures, dis-
cuss some other potential benefits of a SiGe technology,
and briefly survey some circuit applications.
Fig. 1. Available experimental data on 300 K electron mo-
bilities in strained Si grown on virtual substrates with terminat-
ing composition Si1 xGey versus the effective field Ee f f [2, 3].
Ee f f =
e
e s

Ndepl +
1
b
ns

where e s is the absolute permittivity of
Si, Ndepl is the depletion charge density, and ns is the carrier
density. The upper section shows mobilities at remote doped
hetero-interfaces and the lower section refers to oxide-gate/(tensile
strained) Si interfaces. I denotes „inverted” modulation-doped
structure (doping supply layer below strained silicon) and N de-
notes „normal” interface case (doping above silicon). The oxide-
gated structures are operated in the inversion mode. Here b = 2.
Fig. 2. Available experimental data on 300 K hole effective
mobilities obtained in pseudomorphic Si/Si1 xGey/Si structures
plotted against effective field (Ee f f ), all data refer to buried SiGe
channels except for the IBM sample where the gate dielectric
was produced by plasma oxidation. The alloy composition in the
Toronto/HP sample was graded. The squares refer to modulation-
doped structures. The bars indicate the range of Ee f f values
present in micropower, 1 and 0.1 m m CMOS technologies. b is
usually taken as 3 for holes [6], in order to obtain an univer-
sal curve independent of doping specifications. That practice is
followed here, but we note that this tends to over-emphasise the
superiority of the electron channel where b is chosen as 2.
Fig. 3. Available experimental data on 300 K hole mobilities ob-
tained in compressively strained Si1 xGey and tensile strained Si
grown on virtual substrates with terminating composition struc-
tures Si1 xGey. The upper section shows mobilities for remote
doped hetero-interfaces and the lower section refers to oxide-
gate/(tensile strained) Si interfaces. I denotes „inverted” and N
denotes „normal” interface. The oxide-gated data refer to inver-
sion layers. b = 3.
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2. Strained silicon n-channel devices
Ismail et al [5] have fabricated an 0.4 m m gate length
Schottky gated modulation doped FET or n-MODFET with
a peak transconductance of 420 mSmm 1, an fT of 40 GHz
and an fmax of 56 GHz, comparable to GaAs/AlGaAs
HEMTs of the same gate length. Figure 4 shows a typ-
ical Si/SiGe n-MODFET, designed and fabricated by the
Daimler-Chrysler group [6]. The strained Si is supplied
Fig. 4. Schottky gated modulation doped n-channel FET
(n-MODFET). The conduction band offset in the strained Si layer
confines electrons. The T gate recess determines the threshold
voltage, allowing either d-mode or e-mode operation (after Glu¨ck
et al. [6]).
with carriers by SiGe:Sb doped layers above and below
the quantum well. The device can operate in either deple-
tion or enhancement mode depending on the depth of the
Pt/Au Schottky gate recess, with a deeper recess in the latter
case. An 0.25 m m d-mode device gives a measured fT of
70 GHz and an fmax of 120 GHz (U. König, private commu-
nication). Simulations [7] suggest transconductances up to
1000 mSmm 1 and transit frequencies fT above 200 GHz
in self aligned layouts with gate lengths < 0:1 m m. Fig-
ure 5 shows the simulations of fT . It is apparent that ve-
locity overshoot plays an important role at gate lengths of
0.1 m m and below, particularly in the heterostructure.
Fig. 5. Simulated transit frequencies of SiGe n-MODFETs com-
pared to ordinary SiGe n-MOS (after König et al. [7]).
The Stanford group have used CVD at 750ÆC to grow
a strained Si channel on a relaxed Si0:8Ge0:2 strain-tuning
virtual substrate (VS), and have fabricated an n-MOSFET
of channel length 0.1 m m [8]. This is illustrated in Fig. 6a.
The VS is in-situ boron-doped to create a punchthrough
stopper doping profile surrounded by Si0:8Ge0:2 of lower
doping. A very steep profile is possible because the boron
diffusivity in both strained and relaxed Si0:8Ge0:2 is 8 times
lower than in bulk Si. In the unstrained Si control sample
SiGe boron diffusion barriers are placed either side of the
p-layer, as shown in Fig. 6b. The doping profiles obtained
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give comparable short channel behaviour in heterostructure
and control with a DIBL value of approx 0.8, threshold
voltage shift of approx 0.1 V and subthreshold slope of
103 110 mV per decade. Transconductance enhancement
in the heterostructure device is 60%, and average velocity
(a measure of fT ) 67% as shown in Fig. 7. This improved
performance [9] corresponds to a mobility enhancement of
70% at an effective field as high as 1 MV/cm and substan-
tial velocity overshoot associated with a 100% increase in
the energy relaxation time.
Fig. 7. Average channel velocities and intrinsic transconduc-
tances of the devices shown in Fig. 6 (after Rim et al. [8]).
3. Strained Si1 xGex (0 and  1)
p-channel devices
Modern circuits for analogue and digital performance de-
mand both n- and p-channel devices but the poor perfor-
mance of the latter is an impediment to even better circuitry.
Indeed, a major theme at the recent (December 1999) In-
ternational Electronic Devices Meeting (IEDM) concerned
the Si p-MOS device, which is the Achilles heel of Si
CMOS. Factors of two or more reduction in current drive or
transconductance as compared to Si n-MOS were reported
in about a dozen papers concerned with deep submicron
devices (50 nm < Le f f . 100 nm) and theoretical work
[10] indicated that the factor of two represented a lower
limit. SiGe offers a unique opportunity to obtain matching
n- and p-channel performance for the first time.
The fully pseudomorphic Si/SiGe/Si sandwich structure,
because of its simplicity, has received a lot of attention
for enhanced p-channel performance. It is a relatively
defect-free structure which avoids the problems associated
with the Si1 yGey virtual substrate of long growth times
and comparatively poor thermal conductivity. The CNET
group have fabricated [11] such a device within an 0.15 m m
CMOS process and this is sketched in Fig. 8a. It uses a p+
poly-gate with a 4 nm gate oxide, and In or As implants for
threshold voltage adjustment. They obtain a 76% improve-
Fig. 8. Device architecture (a) and current drive capability (b)
of fully pseudomorphic Si/Si0:7Ge0:3/Si p-MOSFET. The va-
lence band offset relative to silicon confines the carriers in the
alloy. Also shown is the current drive enhancement as compared
to silicon for a Si/SiGe multi quantum well structure (after Alieu
et al. [11]).
ment in current drive compared to a bulk silicon standard,
as shown in Fig. 8b. The Cornell group report an fT of
23 GHz and an fmax of 35 GHz in Si/Si0:6Ge0:4/Si 0.2 m m
gate length p-MOS device [12]. They compare their fT
value with measurements on a bulk Si n-MOSFET of simi-
lar geometry, which gave 32 GHz. A novel solid-phase epi-
taxy process has been used [13] to form an ultra thin body
SOI p-channel Si/Si0:7Ge0:3 MOSFET, which is shown in
Fig. 9a. Negligible threshold voltage roll-off and a sub-
threshold slope of 100 mV/dec is obtained for a channel
length of 50 nm. The incorporation of SiGe in the channel
(graded from 0 at the bottom to 30% at the top) results in
a 70% enhancement in drive current, Fig. 9b. The authors
note that further increases in drain current can be expected
if the series resistance is reduced by process optimisation.
A Glasgow/Loughborough/Warwick team have been inves-
tigating the factors which limit current drive and transcon-
ductance in SiGe p-MOS devices. Measurements on an
x= 0:5 structure of uniform composition, fabricated at In-
fineon (Munich), Fig. 10, have been compared with theory
by Kearney et al. [14] and it is concluded that interface
roughness rather than alloy scattering dominates the mo-
bility at both 4 K and 300 K. Further arguments in favour
of this viewpoint are given by Whall and Parker [15]. Fig-
ure 11 shows measurements of effective mobility by Palmer
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Fig. 9. (a) Ultra-thin-body silicon on insulator MOSFET incor-
porating SiGe strained layer. A trench is formed in the SOI wafer,
Si02 is deposited by low-pressure CVD and then SiGe is deposited
and crystallised by solid-phase epitaxy. The broken lines indicate
the boundaries of the source and drain islands. (b) Showing 70%
enhancement in current drive as compared to silicon (after Yee
Chia Yeo et al. [13]).
Fig. 10. Room temperature effective mobility of a Si/Si0:5Ge0:5/Si
p-MOSFET versus carrier density. O experiment: broken lines
theory, continuous line resultant theoretical mobility (after
Kearney et al. [14]).
Fig. 11. Measurements of effective mobility versus carrier den-
sity in Si/Si0:64Ge0:36/Si p-MOSFETs of various Si cap thick-
nesses, compared with a Si control. The crosses indicate the onset
of parasitic conduction in the Si cap (after Palmer et al. [16]).
Fig. 12. Coulomb potential fluctuations in the Si0:64Ge0:36 quan-
tum well due to random thickness variations in the oxide and Si
cap layers, giving rise to interface roughness scattering. A carrier
density of 1  1012 cm 2 is chosen to avoid the complication of
parasitic conduction in the silicon cap (after Palmer et al. [16]).
et al. [16] on x= 0:36 devices of various Silicon cap thick-
nesses. They argue that, for the devices in question, the
potential fluctuations in the SiGe channel which limit the
mobility, Fig. 12, are associated mainly with Si02/Si as op-
posed to Si/SiGe interface roughness, in contrast to what
is usually claimed. Ge segregation during growth and/or
diffusion during processing degrades the Si/Si02 interface,
presumably because of snowploughing of the Ge during ox-
idation, leading to increased roughness scattering. Thicker
silicon caps lead to better Si02/Si interfaces and higher peak
mobilities. At high carrier densities, however, the thicker
Si caps are populated, leading to a fall in effective mobil-
ity. A device configuration which has merit, is shown in
Fig. 13. It uses an n+ poly-Si gate and a B doping layer
beneath the SiGe channel to suppress parallel conduction
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Fig. 13. p-channel Si/SiGe/Si e-mode MOSFET with n+ poly Si
gate and Si:B doping layer to reduce effective (vertical) field and
allow thicker Si cap.
in the cap while maintaining a low threshold voltage for
enhancement mode operation. Because a thicker silicon
cap becomes possible, it should be more tolerant of any
Ge segregation. The B doping layer reduces the vertical
effective field Ee f f , which should give higher mobilities.
Co-evaporation of C is being used by the Warwick group
to stabilise the B against segregation and also diffusion.
The velocity field characteristics reported by Kaya et al.
[17] on an x = 0:2 SiGe p-MOS device, and reproduced
in Fig. 14, are consistent with the view that, although the
bulk saturation velocity in SiGe is less than that in Si, ve-
locity overshoot affects dominate at short channel lengths
and are responsible for the enhanced device performances
discussed above. Zhao et al. [18] confirm this behaviour
and also report that the observed velocity overshoot effects
increase with mobility. Further improvements in device
performance should be possible by engineering the doping
Fig. 14. Carrier velocity versus horizontal field, extracted from
measurements on thick oxide (140 nm) Si0:8Ge0:2 p-MOSFETs
and by comparison with a drift diffusion model (after Kaya et
al. [17]).
distributions to increase the velocity at the source end of
the channel.
A number of other factors could tip the scales in favour of
SiGe. The increased solid solubility and low diffusivity of
B in SiGe promises shallow low resistance source and drain
contacts [19]. SiGe sources have been demonstrated to sup-
press parasitic bipolar action and punchthrough [20, 21].
Poly SiGe gates [22] exhibit reduced gate-depletion, re-
duced boron penetration and give increased current through
reduction of Ee f f . Measurements by the Warwick group on
a Siemens Si/Si0:5Ge0:5/Si p-MOSFET give two orders of
magnitude improvement in the relative 1= f noise, as shown
in Fig. 15, which may be associated with the displacement
of the Fermi level in the heterostructure [23].
Fig. 15. Showing two orders of magnitude improvement in rel-
ative noise power spectral density (NPSD) in a Si/Si0:5Ge0:5/Si
MOSFET as compared to a Si control (after Prest et al. [23]).
Fig. 16. 0.1 m m gate length strained Ge p-MODFET. Contact
pad metallisation not shown (after Hammond et al. [26]).
Even more dramatic performance enhancements might be
expected in high Ge content and pure Ge strained layers on
VS. The Daimler-Chrysler group et al. [24] have fabricated
strained Si0:3Ge0:7 and Ge p-MOS and p-MODFETs on VS.
A novel Ge p-MOS device yielded an fT of 59 GHz and
an fmax of 126 GHz at a gate length of 0.1 m m (U. König,
private communication). The fT value is close to that
in ordinary Si n-MOS [25]. A recent IBM 0.1 m m Ge
p-MODFET is shown in Fig. 16. Transconductances of up
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to 488 mS/mm at a drain source voltage as low 0.6 V were
obtained [26]. For comparison ordinary 0.1 m m Si p-MOS
exhibits a transconductance of 320 mS/mm at 1.5 V [25].
An 0.15 m m self aligned Si0:2Ge0:8 p-MOS structure, us-
ing SiN for the gate dielectric [27], displayed a maximum
transconductance of 305 mS/mm an fT of 62 GHz at low
drain source voltage of 0.75 V (compared to approximately
30 GHz at 1.5 V in Si [25]) and an fmax of 68 GHz.
We have omitted to mention strained p-channel FETs in
this article, which have also shown promise. The reader is
referred to the review of Maiti and co-workers [29].
4. Some potential circuit applications
n-type Si/SiGe MODFETs promise improved performances
comparable to III-V based circuits in analogue RF circuits
and could play an important role in communication sys-
tems where they might be used as, for example, front and
photoreceivers or low noise amplifiers. Saxarra et al. [29]
have fabricated a transimpedance amplifier, based on the
n-MODFET described in Section 2, the circuit of which
is shown in Fig. 17. It consists of two stages, the in-
put common-source stage having drain to gate feedback to
Fig. 17. Two stage transimpedance amplifier using n-MODFETs
sketched in Fig. 4.
transform current to voltage. The second stage amplifiers
the output voltage of the first stage and uses two transis-
tors to increase the gain. Spice simulations suggest a 3 dB
W bandwidth of 4.84 GHz with a gain of 64.7 dB W for
a power supply voltage of 5 V and for a feedback resis-
tor of 1.5 k W , assuming ideal impedance matching. On
the other hand, using a feedback resistor of 540 W , the
maximum bandwidth measured is 1.8 GHz and the gain is
56 dB W . The performance shortfall is attributed in part to
non-optimum oxide passivation and non-ideal impedance
matching. A similar device has been used by Ostermann
et al. [30] to fabricate an inverter circuit, Fig. 18. Q1 is
a common source amplifier which feeds on active load Q2.
The gate delay is 28 ps for 180 nm gate length, 100 m m
gate width, and power supply voltage VDD = 2 V.
SiGe CMOS offers for the first time the possibility of speeds
to approach and match that of GaAs technology while at
Fig. 18. Inverter circuit with source follower, using n-MODFETs
sketched in Fig. 4. Q2 and Q4 are active loads.
Fig. 19. Si/SiGe CMOS process options: (a) giving enhanced
p-channel performance, (b) giving enhanced n-channel perfor-
mance and further enhancement of p-channel performance.
the same time offering p-channel and enhancement mode
devices, not available in GaAs, simplifying circuit design.
Figures 19a and 19b show, respectively, two process op-
tions for (a) a fully pseudomorphic CMOS technology of
enhanced p-channel performance and (b) a VS one hav-
ing both improved n and p-channel performance. A CNET
group [11] and a Southampton/Warwick Group [32] have
independently attempted the fabrication of a CMOS con-
figuration of type (a). Whereas enhanced p-channel per-
formance was demonstrated in the CNET device, Ge seg-
regation and/or diffusion degraded the performance of the
surface n-channel. Similarly, the Southampton p-channel
showed enhanced transconductance but the n-channel de-
vice properties were poor due to unsuccessful attempts to
find a low thermal budget oxide. Nevertheless, these are
first attempts and the outlook is promising. As far as we
are aware no work has yet been carried out on configura-
tion (b).
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Fig. 20. Simulated power delay product versus stage delay for
a Si/SiGe CMOS configuration, based on strained silicon and
strained SiGe alloy layers, given enhancements in both n- and
p-channel current drive (after Armstrong et al. [34]).
Voinigescu et al. [33] have calculated the 3-stage ring os-
cillator delay for a fully pseudomorphic Si/SiGe 0.25 m m
CMOS technology, and for a supply voltage of 2.5 V. Their
calculations are based on a fully graded SiGe channel, the
Ge fraction varying from 0 at the bottom to 0.5 at the top of
the structure, the effective mobility [34] of which is shown
in Fig. 2. They obtain a delay of 33 ps per stage compared
to 50 ps for the Si CMOS circuit. The power delay prod-
ucts have been calculated by Armstrong et al. [35] for a VS
based Si/SiGe CMOS configuration similar to that shown
in Fig. 19b and for bulk Si CMOS, and are compared in
Fig. 20. The authors assume channel lengths of 0.2 m m,
gate oxide thicknesses of 5 nm and low field mobilities
of 2500 cm2V 1s 1 and 800 cm2V 1s 1 for SiGe n-MOS
and p-MOS. Factors of 1.23 and 2.25 increases are pre-
dicted for n-MOS and p-MOS current drive respectively.
The drain current saturates at a low drain bias of 0:4 V for
SiGe n-MOS and 0.8 V for SiGe p-MOS. This cuts down
the power consumption by up to a factor of 3 or 4! The
high carrier mobilities result in a factor of 6.4 improvement
in power delay product for the unloaded case and a factor
of 4.6 improvement at a delay of 55 ps for the loaded case
compared to bulk Si. It is noted that the performance ad-
vantage derives largely from the increased current drive of
the SiGe p-MOS channel.
The huge and wide ranging markets in wireless and opti-
cal communications offer plenty of opportunities for a SiGe
FET technology. The digital wireless handset [36] shown in
Fig. 21 may be used to illustrate the potential advantages of
SiGe MOS technology, since it contains numerous impor-
tant building blocks in mobile communications. GaAs cur-
rently predominates in the RF section containing the power
amplifier (PA), driver amplifier, low noise amplifier (LNA)
and transmit/receive (T/R) switch, and competes with sili-
con in the mixer sections. It is currently being challenged
by the SiGe HBT in all these areas. A preferred solution,
Fig. 21. Building blocks of a digital handset (after Costa [35]).
The areas where SiGe FETs could compete are shown shaded.
capable of giving higher levels of integration and lower
power consumption is Si CMOS [37]. The incorporation
of SiGe into CMOS may be what is needed for this to
happen. As the technology matures we might expect that
SiGe will bring the high fT , fmax, better linearity and HF
noise needed by the LNA. Switched capacitor circuits are
promising candidates for band pass filters (BPF). Here the
faster switching speed and low power consumption of SiGe
CMOS could be of benefit. The good 1= f noise proper-
ties referred to in Section 3 could lead the development of
low-phase noise local oscillators for the frequency synthe-
siser. The transmitter power amplifier places particularly
onerous demands on Si CMOS. However, good progress is
being made in this respect with ordinary Si. For example,
an 0.4 m m Si n-MOS 2 GHz amplifier has been demon-
strated with 1 W output power, 50% PAE at 3.6 V, with
satisfactory linearity and a breakdown voltage of 15 V [38].
SiGe should, in principle, be able to significantly improve
on these figures.
5. Conclusions
The current performance indicators for Si/Ge are such that
it offers serious prospects of making significant inroads
into, or even displacing, the more mature bulk silicon tech-
nology. An example of an early application would be in
mobile telephony. Much work is still needed on design,
growth and processing before this can happen.
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Fig. 6. Showing (a) strained Si n-MOSFET and (b) unstrained Si control device structures. Boron profile control is aided by Si0:8Ge0:2
diffusion barriers in each case (after Rim et al. [8]).
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